VLSI architectures for computing X mod m

R. Sivakumar N.J. Dimopoulos

Indexing terms: VLSI, Residue arithmetic

Abstract: The implementation of residue number system based arithmetic processors has been made feasible by the recent developments in microelectronics. New VLSI architectures are proposed for computing the integer modulo operation $X \mod X$ m, when m is restricted to the values 2^k , $2^k \pm 1$ and composite numbers whose mutually prime factors fall in the above category. Two different design methodologies, namely the recursive and partition methods are presented, and their respective VLSI computational complexities are analysed. A VLSI chip that computes $X \mod m$, where X is a 16-bit number and m = 3, 5, 6, 7, 9 and 10, has been implemented using the proposed schemes in $3 \, \mu m$ CMOS technology, and typical measurements have yielded a propagation delay of less than 109 ns.

1 Introduction

The residue number system (RNS) has attracted considerable attention recently as a potential candidate for designing high-performance digital systems brought about by the revolutionary advances in microelectronics. The RNS is a carry-free number system that has the fundamental ability to support a high degree of parallelism, modularity and regularity. These features can be exploited in VLSI to build high-speed digital circuits for applications in signal processing [1, 2]. Several algorithms for Fourier transforms, convolution, digital filtering, cryptography and error control coding [3-5] require hardware circuits, such as adders, multipliers and random-number generators, that involve arithmetic modulo operations [6-8].

In this paper, we propose and analyse VLSI architectures for computing the integer modulo operation X mod m. The choices $m = 2^k$, $2^k - 1$ and $2^k + 1$ are quite popular from the standpoint of computational and hardware efficiency as the arithmetic is simple and amenable for implementation. In addition, the range of m can be expanded using the Chinese remainder theorem (CRT), which provides the basis for synthesising the modulus of composite numbers. We call the hardware circuit that computes X mod m the residue extractor.

© IEE, 1995

2 Residue arithmetic: a review

Let X and m be any two integers defined in a number system N of radix β such that m > 0. Then we can express X = mq + r, where q is the quotient and r is the remainder such that $0 \le r < m$ [9]. The remainder r, called the residue of X mod m, is designated as $\langle X \rangle_m$. Any positive integer $X \in N$ can be represented as an n-digit tuple $x_{n-1} \ x_{n-2} \ \cdots \ x_1 \ x_0$ where $n = \lceil \log_{\theta}(X + 1) \rceil$, such that

$$X = \sum_{i=0}^{n-1} \beta^i x_i \tag{1}$$

2.1 Calculation of X mod β^k

For k < n - 1, the number X given by eqn. 1 is written as

$$X = \sum_{i=0}^{k-1} \beta^{i} x_{i} + \beta^{k} [x_{k} + \beta x_{k+1} + \beta^{n-1-k} x_{n-1}]$$

Then,

$$\langle X \rangle_{\beta k}$$

$$= \left\langle \sum_{i=0}^{k-1} \beta^{i} x_{i} + \beta^{k} [x_{k} + \beta x_{k+1} + \dots + \beta^{n-1-k} x_{n-1}] \right\rangle_{\beta k}$$

$$= \sum_{i=0}^{k-1} \beta^{i} x_{i}$$
(2)

Therefore the number represented by the least significant k digits of the representation of X gives the residue $\langle X \rangle_{gk}$.

2.2 Calculation of X mod $\beta^k - 1$

Before proceeding further, we state the following relationships [10], which are important in this analysis:

$$\langle \beta^{k} \rangle_{\beta^{k}-1} = \langle \langle \beta^{k} - 1 \rangle_{\beta^{k}-1} + \langle 1 \rangle_{\beta^{k}-1} \rangle_{\beta^{k}-1} = 1$$
(3)

By a similar token, we have

$$\langle \beta^{ik} \rangle_{\beta^{k-1}} = \langle [\beta^{k}]^{i} \rangle_{\beta^{k-1}}$$

$$= \langle [\langle \beta^{k} \rangle_{\beta^{k-1}}]^{i} \rangle_{\beta^{k-1}}$$

$$= \langle 1^{i} \rangle_{\beta^{k-1}}$$

$$= 1$$

$$(4)$$

where *i* is some arbitrary integer such that $i \ge 0$.

Let Y_0 denote the number represented by the k least significant digits of X such that $Y_0 = \sum_{j=0}^{k-1} x_j \beta^j$. Similarly, let $Y_1 = \sum_{j=0}^{k-1} x_{k+j} \beta^j$ represent the next k digits of X. Then, we can express

$$X = Y_0 + \beta^k Y_1 + \beta^{2k} Y_2 + \dots + \beta^{(\rho-1)k} Y_{\rho-1}$$

= $\sum_{i=0}^{\rho-1} Y_i \beta^{ik}$ (5)

where $\rho = \lceil n/k \rceil$ and $Y_i = \sum_{j=0}^{k-1} x_{ik+j} \beta^j$. It therefore

Paper 2105G (E3, E10), first received 7th March 1994 and in final revised form 1st May 1995

R. Sivakumar is with PMC-Sierra Inc., Burnaby, B.C., Canada V8N 4N3

N.J. Dimopoulos is with the Department of Electrical & Computer Engineering, University of Victoria, PO Box 3055, Victoria, B.C., Canada V8W 3P6

follows that

$$\langle X \rangle_{\beta^{k-1}} = \left\langle \sum_{i=0}^{\rho-1} Y_i \beta^{ik} \right\rangle_{\beta^{k-1}} \\ = \left\langle \sum_{i=0}^{\rho-1} Y_i \right\rangle_{\beta^{k-1}}$$

2.3 Calculation of X mod $\beta^k + 1$ Making use of the properties

$$-1 \equiv \langle \beta^k \rangle_{\beta^{k+1}}$$
$$-1)^i \equiv \langle \beta^{ik} \rangle_{\beta^{k+1}}$$

we obtain

$$\langle X \rangle_{\beta^{k+1}} = \left\langle \sum_{i=0}^{\rho-1} Y_i \beta^{ik} \right\rangle_{\beta^{k+1}} \\ = \left\langle \sum_{i=0}^{\rho-1} (-1)^i Y_i \right\rangle_{\beta^{k+1}}$$
(8)

2.4 Calculation of residues of composite numbers

The CRT [10] provides a method for evaluating $\langle X \rangle_m$ when *m* is a composite number that is not of the form β^k , $\beta^k - 1$, $\beta^k + 1$. If $m = \prod_{i=1}^{p} m_i$ is a product of mutually prime numbers, then the CRT asserts that there is a one-to-one correspondence between an integer $0 \leq X \leq m$ and the *p*-tuple of its residue classes with respect to m_i , i = 1, ..., p. Furthermore, given a *p*-tuple $(x_1, x_2, ..., x_p)$, where $0 \leq x_i \leq m_i$, a unique number $0 \leq X \leq m$ can be found [12] such that $x_i = \langle X \rangle_{m_i}$.

We can now define a Residue Mapping Function (RMF) given by $F(x): P \rightarrow Q$ as follows:

$$P = \{ \text{the set of all residue classes generated by } \langle X \rangle_m \}$$

$$Q = \{ \text{the set of all } p \text{-tuples } (x_1, \dots, x_p), \\ \text{where } 0 \le x_i < m_i \text{ and } 1 \le i \le p \} \\ F = \{ (x, \hat{r}) \mid x \in P \text{ and } \hat{r} = (r_1, \dots, r_p) \in Q \\ \text{ such that } r_i = \langle x \rangle_{m_i}, i = 1, \dots, p \}$$
(9)

If the factors composing m are of the form $\beta^k \pm 1$ or β^k , then $\langle X \rangle_{m_i}$ can be computed according to the methods outlined in Sections 2.1-2.3. The resulting vector of residues can be mapped to the appropriate modulo m class with the help of the RMF function defined by eqn. 9. We present examples of this procedure in Section 6.2. The residue mapping function F can be constructed using any of the standard algorithms found in the literature (e.g. Garner's method [12] p. 253) and implemented in terms of a look-up table stored on a ROM. The size of the ROM needed for the RMF is given as $m \sum_{i=1}^{p} \lceil \log (m_i + 1) \rceil = \mathcal{O}(m \lceil \log (m + 1) \rceil)$ bits for the case of the binary number system*. Observe that, without the CRT, the size of the ROM needed to store the X mod m function will be $2^{n} \log(m+1)$ bits. In most cases, $m \ll n$, and, hence, the cost of implementing the RMF in a ROM is small compared with that of a complete look-up table.

3 Recursive method

In this Section, we present a recursive algorithm for computing X mod m when $m = \beta^k - 1$ or $\beta^k + 1$. This algorithm is based on eqns. 6 and 8 presented in Sections 2.2 and 2.3, respectively. Without loss of generality, we focus our discussion on the case $m = \beta^k - 1$. The original

problem, that of evaluating X mod β^k - 1, is reduced to finding (∑_{i=0}^{ρ-1} Y_i)<sub>β<sup>k-1</sub>. If the representation of ∑_{i=0}^{ρ-1} Y_i now needs fewer digits compared with that of the original number X, then we can recursively apply the same procedure, each time computing* Z^(j) = ∑_{i=0}^{ρ(j-1)-1} Y_i^(j-1), (f) j = 1,..., γ, where γ is an integer bounded from above by n-k such that, at the γth iteration, Z^(γ) = ∑_{i=0}^{ρ(γ-1)-1} Y_i^(γ-1) ≤ β^k - 1, and the algorithm terminates. As Z⁽¹⁾ ≤ [n/k]β^k - [n/k], the upper bound on the representation size of Z⁽¹⁾ is given by n⁽¹⁾ = [log_βρ⁽⁰⁾ + k] = [log_β[n/k] + k]. Observe now [14] that n⁽¹⁾ ≤ n for n ≥ k; as a matter of fact, n⁽¹⁾ < n for n ≥ k + 2 and k > 1. Thus, the number of digits of the sum at the end of each iteration is reduced, and the algorithm eventually terminates. The number of k-digit numbers required for addition in the *j*th iteration is given by
</sub></sup>

$$\rho^{(j-1)} = \left\lceil \frac{n^{(j-1)}}{k} \right\rceil \tag{10}$$

where $1 \le j \le \gamma - 1$. If $n^{(j)}$ is the upper bound of the digits needed to represent the resulting sum $Z^{(j)}$ at the end of the *j*th iteration, then

$$n^{(j)} \leq \left\lceil \log_{\beta} \rho^{(j-1)} + k \right\rceil = \left\lceil \log_{\beta} \frac{n^{(j-1)}}{k} \right\rceil + k$$

At the end of the $(\gamma - 1)$ th iteration, $n^{(\gamma - 1)} = k + 1$. Therefore, in the next iteration, a maximum of two addition steps is sufficient to determine $Z^{(\gamma)}$. The second addition is necessary to account for any overflow that may arise from the first summation. A decoding logic is also incorporated in the final stage $(\gamma + 1)$ to decipher the case $\langle \beta^k - 1 \rangle_{\beta^{k-1}} = 0$, which we call the 'zero condition'.

The recurrence relationship outlined above is unfolded into $\gamma + 1$ levels, each of which computes the sums outlined in eqns. 6 and 8, except for the last level, and the time complexity of the algorithm can be given as

$$T(n) = \begin{cases} T\left(\left\lceil \log_{\beta}\left\lceil \frac{n}{k} \right\rceil + k \right\rceil\right) + t\left(\left\lceil \frac{n}{k} \right\rceil\right) & \text{if } n > k + 1\\ 2t(2) + t'(k) & \text{if } n = k + 1\\ t'(k) & \text{if } n < k + 1 \end{cases}$$
(11)

where t(n) is the time taken to add n k-digit numbers and t'(k) is the time required to decode the zero condition for a k-digit number.

For the case $m = \beta^k + 1$, the procedure is similar but for alternating additions and subtractions in deriving Z at each stage.

To illustrate the algorithm with an example, let us consider the ternary number system ($\beta = 3$). Furthermore[†], let $X = 021021|_3$, k = 2, and $m = 8|_{10} = 3^2 - 1$. Then, we can calculate $n = 6|_{10}$ and $\rho = 3|_{10}$. As *m* is of the form $\beta^k - 1$, X mod *m* can be computed as follows:

Step 1:
$$Y_1^{(0)} = 21|_3$$
; $Y_2^{(0)} = 10|_3$; $Y_3^{(0)} = 02|_3$; $n^{(1)} = 3$,
and $Z^{(1)} = Y_1^{(0)} + Y_2^{(0)} + Y_3^{(0)} = 110|_3$.
Step 2: $Y_1^{(1)} = 10|_3$; $Y_2^{(1)} = 1|_3$; $n^{(2)} = 2$,
and $Z^{(2)} = Y_1^{(1)} + Y_2^{(1)} = 11|_3$

Thus $\langle 021021 |_3 \rangle_8 = \langle 110 |_3 \rangle_8 = \langle 11 |_3 \rangle_8 = \langle 4 \rangle_8 = 4.$

A generalised algorithm for computing $X \mod \beta^k - 1$, $\beta^k + 1$ based on the above discussion is given in Fig. 1. Procedure residue is invoked initially, with the call

^{*} Unless otherwise specified, log n denotes log₂ n

^{*} Initially, $\rho^{(0)} = \rho = [n/k]$ and $Y_i^{(0)} = Y_i$

[†] We use the notation $|_{\beta}$ to denote a number expressed in base β . If this is omitted, then it is assumed that the number is expressed in base 10

residue (sign_X, |X|, n, β , k, m) where sign_X = ± 1 . In Steps 1 and 2, the sum Z is computed. To ensure the correctness of the result, the sign of Z is updated in Steps 3 and 4, based on its current value $sign_Z$ and previous value sign_X. Step 5 checks whether the last stage (γ) has been reached, at which point n = k + 1. In that case, one more addition is performed in lines (16) and (17), and the variables \hat{n} , Z and sign_Z are updated in lines (19)-(21) to ensure proper termination. If n > k + 1, the upper bound on the size of Z is calculated in line (24), and the procedure is recursively invoked in line (26). Lines (28)-

(1) **Procedure Residue**(sign X, X, n, β , k,m):

(30) in Step 6 are derived based on the result

$$\langle Z \rangle_m = \begin{cases} 0 & \text{if } |Z| = m \text{ or } |Z| = 0\\ m - |Z| & \text{if } Z < 0 \text{ and } |Z| < m\\ Z & \text{if } Z > 0 \text{ and } Z < m \end{cases}$$

4 **Partition method**

A residue extractor designed according to the discussion in Section 3 above can handle arguments with a fixed number of digits. Several such extractors can be used to

(2) Input:
$$sign_X, X, n, \beta, k, m$$

(3) Output: X mod m
(4) begin
(5) Step 1. Represent the n-digit number X as a weighted sum of powers of β^k as per eqn. 5;
(6) Step 2. Case(m) begin /* Branch depending on the value of $m^*/$
(7) $\beta^k + 1$: Compute $Z = \sum_{i=0}^{p-1} (-1)^i Y_i$
(8) $\beta^k - 1$: Compute $Z = \sum_{i=0}^{p-1} Y_i$
(9) end
(10) where $Y_i = \sum_{i=0}^{k-1} x_{ik+i} \beta^i$ and $\rho = \lceil n/k \rceil$.
(11) Step 3. $sign_Z = sign(Z) /*$ Determine the sign of $Z^*/$
(12) Step 4. $sign_Z = sign(Z) /*$ Determine the sign of $Z^*/$
(13) Step 5. $if (n = k + 1)$ then begin /* Second addition at the yth stage */
(14) Let |Z| be represented as $Y'_0 + Y'_1$ where $Y'_0 = \sum_{j=0}^{k-1} x'_j \beta^j$ and $Y'_1 = x'_k$.
(15) Case(m) begin
(16) $\beta^k + 1$: Calculate $Z' = Y'_0 - Y'_1$
(17) $\beta^k - 1$: Calculate $Z' = Y'_0 + Y'_1$
(18) end /* of Case */
(19) $\hat{n} = k$
(20) $sign_Z = sign(Z) * sign(Z')$
(21) $Z = |Z'|$
(22) end
(23) else
(24) $\hat{n} = \lceil \log_p [n/k] + k \rceil^*$ Calculate size of $Z^*/$
(25) Step 6. if $\hat{n} > k$ then
(26) call Residue($sign_Z, |Z|, \hat{n}, \beta, k, m$)
(27) else begin
(30) if $sign_Z < 0$ then residue = 0 /* Zero Condition */
(28) else begin
(30) if $sign_Z < 0$ then residue = $m - |Z|$ else residue = $|Z|$
(31) return (residue)
(32) end
(33) end /* of Procedure Residue */

Fig. 1 Recursive algorithm for computing X mod $\beta^k - 1$, $\beta^k + 1$



realise a modular structure capable of handling larger numbers. The technique, which we call the partition method, separates the argument into portions that can be handled individually by the original residue extractor and finally combines the results. Specifically, the given number X is partitioned into λ sub-blocks of s-digits each, and the residues of each of the λ sub-blocks are evaluated using the recursive approach. The outputs of these sub-blocks are processed by a tree of residue adders (RAs), which compute the residue by reduction through an addition modulo m operation. Fig. 2 shows the general organisation of this structure. We proceed as follows:

$$\langle X \rangle_m = \langle V_0 + \beta^s V_1 + \dots + \beta^{is} V_i \\ + \quad \cdot + \beta^{s(\lambda-1)} V_{\lambda-1} \rangle_m$$
 for $0 \leq i \leq \lambda - 1$

Fig. 2 Logical structure of the partition method for computing X mod $\beta^k - I$, $\beta^k + I$

where $\lambda = \lceil n/s \rceil$, and $V_i = \sum_{j=0}^{s-1} x_{is+j} \beta^j$. From eqns. 4 and 7, it follows that, if $\eta = s/k$ is an integer, then $\langle \beta^s \rangle_m = \langle (\beta^k)^{s/k} \rangle_m = \langle (\beta^k)^\eta \rangle_m = 1^\eta$, and

IEE Proc.-Circuits Devices Syst., Vol. 142, No. 5, October 1995

 $\langle \beta^{si} \rangle_m = 1^{\eta i}$ when $m = \beta^k - 1$. By a similar token, $\langle \beta^{si} \rangle_m = (-1)^{\eta}$ and $\langle \beta^{si} \rangle_m = (-1)^{\eta i}$ for $m = \beta^k + 1$. Hence, in the partition method, the number of digits s is chosen such that s is a multiple of k, and this simplifies the computation as given below:

Case 1:
$$m = \beta^{k} - 1$$

 $\langle X \rangle_{m} = \langle \langle V_{0} \rangle_{m} + \langle V_{1} \rangle_{m} + \dots + \langle V_{\lambda-1} \rangle_{m} \rangle_{m}$
 $= \left\langle \sum_{i=0}^{\lambda-1} \langle V_{i} \rangle_{m} \right\rangle_{m}$
(12)

Case 2: $m = \beta^k + 1$

0k

$$\langle X \rangle_{m} = \langle \langle V_{0} \rangle_{m} + (-1)^{\eta} \langle V_{1} \rangle_{m} + \dots + (-1)^{\eta(\lambda-1)} \langle V_{\lambda-1} \rangle_{m} \rangle_{m} = \left\langle \sum_{i=0}^{\lambda-1} (-1)^{\eta i} \langle V_{i} \rangle_{m} \right\rangle_{m}$$
(13)

Thus $X \mod \beta^k - 1$, $\beta^k + 1$ can be computed as a modulo m summation of the residues obtained from each s-digit block. The binary tree arrangement of the residue adders permits computation to proceed in parallel in $\lceil \log_2 \lambda \rceil$ steps. While considering the limiting cases, observe that, when s = n, there is exactly one X mod m block, and the partition method is identical to the recursive method of Section 3. On the other hand, for s = k, the s-digit modulo m units in the representation are not used, and the partition method reduces to a circuit consisting of $\lambda - 1$ residue adders arranged as a binary tree [13], each adding/subtracting two k-bit numbers, as the case may be, and evaluating the residue with respect to m. This circuit is a special case of the partition method, where the modulus is evaluated by reduction through a cluster of residue adders.

5 Complexity analysis

In this Section, the proposed structures obtained from the recursive and partition methods are evaluated as an asymptotic VLSI design for the case of the binary number system ($\beta = 2$), which is a tenable medium for implementation. The complexity measures for the area Aand the propagation delay time T of the circuits are derived based on the assumptions given in [15], pp. 29-38 and 137-138.

5.1 Recursive method

5.1.1 Area: In Section 3, it was shown that the evaluation of $X \mod m$ can be accomplished by recursively adding $\lceil (n^{(i)}/k) \rceil$ k-bit factors, $i = 1, ..., \gamma - 1$, and that the representative length of the sum, namely $n^{(i)}$, reduces as given by eqn. 10. The residue can therefore be computed by repetitive summation of k-bit words, which is akin to the partial product reduction in the multipliers problem [16]. The hardware complexity, A_{rm} is given as

$$A_{rm} = \sum_{i=1}^{\gamma} H(\rho^{(i-1)})$$
$$= H\left(\left\lceil \frac{n^{(0)}}{k} \right\rceil\right) + H\left(\left\lceil \frac{n^{(1)}}{k} \right\rceil\right)$$
$$+ \dots + H\left(\left\lceil \frac{n^{(\gamma-2)}}{k} \right\rceil\right) + H(2)$$

$$= H\left(\left\lceil \frac{n}{k}\right\rceil\right) + H\left(\left\lceil \frac{\log\left\lceil \frac{n}{k}\right\rceil}{k} + k\right\rceil\right) + H\left(\left\lceil \frac{\log\left\lceil \frac{n/k}{k}\right\rceil}{k} + k\right\rceil\right) + H\left(\left\lceil \frac{\log\left\lceil \frac{\log\left\lceil n/k\right\rceil}{k} + k\right\rceil}{k} + k\right\rceil\right) + \dots + H(2)$$
(14)

where $H(\rho^{(i-1)})$ is the area complexity for adding $\rho^{(i-1)}$ k-bit numbers for $i = 1, ..., \gamma - 1$, and H(2) represents the complexity for adding two k-bit numbers in the yth stage.

From the above equation, it can be seen that the recursive method is dictated by the multi-operand addition in the first step of the algorithm. According to the parallel counter schemes advocated in [17, 18], the hardware can be synthesised by using k-bit adders as the major computational element. Let the area occupied by a k-bit adder [15] be denoted by $A(k) = O(k \log k)$. Then the complexity of adding $\lceil n/k \rceil$ words of k-bits can be derived as follows:

For the sake of simplicity, let us assume that [n/k] is a power of two. If the adders are arranged in the form of a binary tree [17] for computing $\lceil n/k \rceil$ k-bit words, then the first level consists of [n/k]/2 k-bit adders. The second level comprises [n/k]/4 (k + 1)-bit adders and so on, till $\log [n/k]$ stages, at which point there is one adder of complexity $(k + \log \lceil n/k \rceil)$ -bits. A (k + i)-bit adder block $(i = 2, ..., \log \lfloor n/k \rfloor - 1)$ can be decomposed into a k-bit adder and an *i*-bit adder such that the carry output of the k-bit adder is chained to the *i*-bit adder. Then the area complexity H([n/k]) can be determined by computing the complexity of the k-bit adder blocks and the extra adders required for accumulating the overflow bits at each level:

$$H\left(\left\lceil \frac{n}{k}\right\rceil\right) = \sum_{i=1}^{\log [n/k]} \frac{\left\lceil \frac{n}{k}\right\rceil}{2^i} A(k) + \sum_{i=2}^{\log [n/k]} \frac{\left\lceil \frac{n}{k}\right\rceil}{2^i} A(i-1)$$
$$= \left(\left\lceil \frac{n}{k}\right\rceil - 1\right) k \log k$$
$$+ \sum_{i=1}^{\log [n/k]} \frac{\left\lceil \frac{n}{k}\right\rceil(i-1) \log (i-1)}{2^i}$$
$$= \left(\left\lceil \frac{n}{k}\right\rceil - 1\right) k \log k + \sum_{i=1}^{\log [n/k]-1} \frac{\left\lceil \frac{n}{k}\right\rceil i \log i}{1^{i+1}}$$
$$= \left(\left\lceil \frac{n}{k}\right\rceil - 1\right) k \log k + \frac{\left\lceil \frac{n}{k}\right\rceil}{2} \frac{\log [n/k]-1}{2^i} \frac{i\log i}{2^i}$$

As $x \log x < 2^x$ for integer values of $x \ge 1$, the total area is bounded from above by **г** ¬

$$H\left(\left\lceil \frac{n}{k}\right\rceil\right) < \left(\left\lceil \frac{n}{k}\right\rceil - 1\right)k \log k + \frac{\left\lceil \frac{n}{k}\right\rceil}{2} \sum_{i=1}^{\log [n/k]-1} 1$$
$$= \left(\left\lceil \frac{n}{k}\right\rceil - 1\right)k \log k + \frac{\left\lceil \frac{n}{k}\right\rceil \left(\log \left\lceil \frac{n}{k}\right\rceil - 1\right)}{2}$$
(15)

IEE Proc.-Circuits Devices Syst., Vol. 142, No. 5, October 1995

$$= \mathcal{O}\left(\max\left\{\left\lceil \frac{n}{k}\right\rceil k \log k, \left\lceil \frac{n}{k}\right\rceil \log \left\lceil \frac{n}{k}\right\rceil\right\}\right)$$
$$= \mathcal{O}(n \log n) \tag{16}$$

When $n \ge k$, the asymptotic area complexity of the recursive method can be obtained by substituting eqn. 16 in eqn. 14:

$$A_{rm} = \mathcal{O}(n \log n) + \mathcal{O}(\log n \log \log n) + \mathcal{O}(\log \log n \log \log \log n) + \mathcal{O}(\log \log n \log \log \log n) + \cdots + \mathcal{O}(2k \log k)$$
(17)

$$\leq c(n \log n + \log n \log \log n + \cdots + 2k \log k) + \log n \log \log \log n + \cdots + 2k \log k$$

$$\leq c \log n(n + \log \log n + \log \log \log n + \cdots) + 2ck \log k + (1.3335n \log n + 2k \log k) + (1.3335n \log n + (1.3335n \log n + (1.335n \log n + (1.3335n \log n + (1.335n \log$$

where c is a given constant. (See [14] for the derivation details.) Note that, in eqn. 17, the term $O(2k \log k)$ refers to the area complexity of the two k-bit adders in the γ th stage. For the case k = O(n), the area complexity measure of the recursive method is similar to that of eqn. 18, as the complexity of the adder is $\mathcal{O}(n \log n)$.

5.1.2 Time: The time complexity T_{rm} of the recursive method is given by

$$T_{rm} = \sum_{i=1}^{\gamma} t(\rho^{(i)})$$

$$= t\left(\left\lceil \frac{n}{k} \right\rceil\right) + t\left(\left\lceil \frac{\log\left\lceil \frac{n}{k} \right\rceil}{k} + k \right\rceil\right)$$

$$+ t\left(\left\lceil \frac{\log\left\lceil \frac{\log\left\lceil n/k \right\rceil}{k} + k \right\rceil}{k} + k \right\rceil\right)$$

$$+ \dots + t(2)$$
(19)

Let the time complexity of a k-bit adder [15] be given as $\tau(k) = \mathcal{O}(\log k)$. With the assumptions made in Section 5.1.1, the time required to add $\lceil n/k \rceil$ k-bit words can be calculated by considering the delay of the k-bit adder and the extra adders at each level of the binary tree. Therefore

$$t\left(\left\lceil \frac{n}{k}\right\rceil\right) = \sum_{i=1}^{\log [n/k]} \tau(k) + \sum_{j=1}^{\log [n/k]-1} \tau(j)$$
$$= \log \left\lceil \frac{n}{k} \right\rceil \log k + \sum_{j=1}^{\log [n/k]-1} \log j$$
$$\leq \log \left\lceil \frac{n}{k} \right\rceil \log k + \left(\log \left\lceil \frac{n}{k} \right\rceil - 1\right)$$
$$\times \log \left(\log \left\lceil \frac{n}{k} \right\rceil \right)$$
$$= \begin{cases} \mathcal{O}(\log n) & \text{if } k = \mathcal{O}(n) \\ \mathcal{O}(\log n \log \log n) & \text{if } n \ge k \end{cases}$$
(20)

Substituting eqn. 20 in eqn. 19, we obtain the time complexity of the recursive method as

$$T_{rm} \leq c'(\log n + \log \log n + \log \log \log n + \dots + 2 \log k) = \mathcal{O}(\log n) \quad \text{if } k = \mathcal{O}(n) \quad (21)$$

IEE Proc.-Circuits Devices Syst., Vol. 142, No. 5, October 1995

$\leq c'(\log n \log \log n + \log \log n \log \log \log n)$

$$+\cdots+2\log k$$

$$= \mathcal{O}(\log n \log \log n) \quad \text{if } n \gg k \tag{22}$$

where c' is a constant.

5.2 Partition method

5.2.1 Area: As mentioned previously, $X \mod m$ is evaluated for each s-bit block using the recursive method, and the output is processed through a tree of residue adders. The residue adders are versions of conventional adders [19] that perform the addition modulo m operation $\langle \langle X_1 \rangle_m \pm \langle X_2 \rangle_m \rangle_m$. For example, when $m = 2^k - 1$, the residue adder computes the sum according to the following conditions:

(a) If $\langle X_1 \rangle_{2^{k-1}} + \langle X_2 \rangle_{2^{k-1}} < 2^k - 1$, then $\langle X_1 \rangle_{2^{k-1}} + \langle X_2 \rangle_{2^{k-1}}$ yields the desired result. (b) If $\langle X_1 \rangle_{2^{k-1}} + \langle X_2 \rangle_{2^{k-1}} = 2^k - 1$, then we have a string of k 1s, and the result is decoded to be zero as $\langle 2^k - 1 \rangle_{2^{k} - 1} = 0.$

(c) If $\langle X_1 \rangle_{2^{k-1}} + \langle X_2 \rangle_{2^{k-1}} > 2^k - 1$, then the addition will result in a k + 1 bit number, and we have

$$\langle \langle X_1 \rangle_{2^{k-1}} + \langle X_2 \rangle \rangle_{2^{k-1}} = \langle 2^k + \langle \langle X_1 \rangle_{2^{k-1}} + \langle X_2 \rangle_{2^{k-1}} \rangle_{2^k} \rangle_{2^{k-1}} = 1 + \langle \langle X_1 \rangle_{2^{k-1}} + \langle X_2 \rangle_{2^{k-1}} \rangle_{2^k}$$

The required solution is obtained by adding the carry bit to the least significant k-bits after the first addition is performed. In effect, two levels of addition are required. The residue adder for $m = 2^k - 1$ is composed of two adders, the first one for adding the two k-bit numbers and the second for absorbing the resultant carry, if any, to the previous sum. The adders can be constructed to have an area and time complexity [20] of $\mathcal{O}(k \log k)$ and $\mathcal{O}(\log k)$, respectively, and the decoding circuit for the zero condition can be assumed to have $\mathcal{O}(\log k)$ delay also. The above circuit can be adapted to perform 1's complement subtraction, for instance, when $m = 2^k + 1$, with comparable complexity.

The area of the circuit using the partition approach is composed of two parts, namely the area occupied by the s-bit stages A_s and the residue adder tree A_t . The area for the s-bit stages comprising [n/s] blocks can be obtained by substituting s/k for *n* in eqn. 18.

$$A_{s} = \left\lceil \frac{n}{s} \right\rceil \mathcal{O}\left(\frac{s}{k}\log\frac{s}{k}\right)$$
$$= \mathcal{O}\left(\left(\frac{n}{s}\right)\left(\frac{s}{k}\log\frac{s}{k}\right)\right)$$
$$= \mathcal{O}\left(\frac{n}{k}\log\frac{s}{k}\right)$$
(23)

The area for the residue adder tree is given by

$$A_{t} = \left(\sum_{i=1}^{\log \left[n/k\right]} 2^{i-1}\right) A^{*}(k)$$
$$= 2\left(\left\lceil \frac{n}{s} \rceil - 1\right) A(k)$$
(24)

where $A^*(k) = 2A(k)$, accounting for the two levels of addition in the residue adder.

317

The total area A_p can be obtained from eqns. 23 and 24 as follows:

$$A_{p} = \mathcal{O}\left(\frac{n}{k}\log\left(\frac{s}{k}\right)\right) + 2\left(\left|\frac{n}{s}\right| - 1\right)\mathcal{O}(k\log k)$$
$$= \mathcal{O}\left(\frac{n}{k}\log\frac{s}{k}\right) + \mathcal{O}\left(\left(\frac{n}{s}\right)k\log k\right)$$

The asymptotic area complexities of the partition method are then given by

$$A_{p} = \begin{cases} \mathcal{O}(n) & \text{if } n \geq s, k \\ \mathcal{O}(n \log n) & \text{if } s, k = \mathcal{O}(n) \end{cases}$$
(25)

5.2.2 Time: The time complexity for the partition method is dictated by the delay of the s-bit blocks and the delay of the residue adder tree. Substituting the upper bound of the delay from eqn. 22, the time complexity T_s for the s-bit blocks is given as

$$T_s = \mathcal{O}\left(\log\left(\frac{s}{k}\right)\log\log\left(\frac{s}{k}\right)\right)$$
(26)

The residue adder tree has a delay given by

$$T_{r} = \log\left[\frac{n}{s}\right]\tau^{*}(k) \tag{27}$$

where $\tau^*(k) = 2\tau(k)$.

Hence, the time complexity T_p of the partition method is given by combining eqns. 26 and 27, as follows:

$$T_p = \mathcal{O}\left(\log\left(\frac{s}{k}\right)\log\log\left(\frac{s}{k}\right)\right) + 2\log\left[\frac{n}{s}\right]\mathcal{O}(\log k) \quad (28)$$

The asymptotic time complexities can then be approximated as

$$T_{p} = \begin{cases} \mathcal{O}(\log n \log \log n) & \text{if } s = \mathcal{O}(n) \\ \mathcal{O}(\log n^{2}) & \text{if } n \gg s, k \\ \mathcal{O}(\log n) & \text{if } s, k = \mathcal{O}(n) \end{cases}$$
(29)

From the above analysis, it can be observed that the area complexity for the recursive approach is $\mathcal{O}(n \log n)$, whereas, for the partition method, it is in the range $[\mathcal{O}(n) \cdots \mathcal{O}(n \log n)]$. On the other hand, the time complexities of the two methods vary between $[\mathcal{O}(\log n) \cdots \mathcal{O}(\log n \log \log n)]$. It can be concluded that the partition approach has an area-time complexity that is better than or equal to the recursive approach, and the choice of the partition size s will dictate the performanceto-cost benefits.

6 Implementation

A 16-bit residue-extractor for positive integers with moduli m = 3, 5, 7, 9 and 10 has been implemented in $3\mu m$ CMOS technology using the recursive and partition methods discussed in this paper. To illustrate the methodology behind the two proposed architectures, we present the basic block diagrams and discuss the implementation issues for the cases m = 5 and 6.

6.1 X mod 5

In this case, observe that the modulo is of the type $2^k - 1$ with k = 2. The implementation of $\langle X \rangle_5$ is based on the partition method. The number X, whose size is 16-bits (excluding the sign), is partitioned into two blocks V_0 and V_1 such that $V_0 = \sum_{i=0}^{7} 2^i x_i$ and $V_1 = \sum_{i=0}^{7} 2^i x_{i+8}$ are two 8-bit numbers. Here, s = 8, $\lambda = 2$, $\eta = 4$, and $\rho = 2$. Applying eqn. 13, we obtain $\langle X \rangle_5 = \langle \langle V_0 \rangle_5 + \langle V_1 \rangle_5 \rangle_5$. The output from the two blocks is exported to a residue adder to obtain the final result $\langle X \rangle_5$.

The recursive method is used to compute the residues of each of the two partitions, namely $\langle V_0 \rangle_5$ and $\langle V_1 \rangle_5$. These terms are calculated using eqn. 8 such that

$$\langle V_0 \rangle_5 = \langle Y_0 - Y_1 + Y_2 - Y_3 \rangle_5$$

$$\langle V_1 \rangle_5 = \langle Y_4 - Y_5 + Y_5 - Y_7 \rangle_5$$

where $Y_i = \sum_{j=0}^{1} x_{2i+j} 2^j$, $i \in \{0, ..., 7\}$. A block diagram for computing $\langle V_0 \rangle_5$ is illustrated in Fig. 3. The key components of this schematic diagram



Schematic diagram of $V_0 \mod 5$ unit where V_0 is an 8-bit Fig. 3 number

* denotes the individual bits of the operand

include 2-bit subtractor/adder modules, register interfaces, a sign update module, and a zero condition detection and negative modulus correction circuitry corresponding to procedure 'residue' discussed earlier. The grouping of bits for array reduction is shown in the top right of Fig. 3. This design has four stages, with each stage having a delay approximately equal to that of a 2-bit adder/subtractor unit. The implemented circuit is nonpipelined. However, it can be easily pipelined with the addition of register modules at every stage.

6.2 X mod 6

We follow the technique presented in Section 2.4 to compute $X \mod 6$ using the RMF. The number 6 can be expressed as the product of two relatively prime factors m_1 and m_2 where $m_1 = 2$ and $m_2 = 3$. Therefore $\langle X \rangle_6$ can be computed if $\langle X \rangle_2$ and $\langle X \rangle_3$ are known. From eqn. 2 and k = 1, we obtain $\langle X \rangle_2 = x_0$, where x_0 is the least significant bit. $\langle X \rangle_3$ (where 3 is expressed in the form $2^k - 1 = 2^2 - 1$ can be evaluated using either of the partition or recursive methods. We chose the partition method with two 4-bit partitions to extract $\langle X \rangle_3$.

Table 1 gives the RMF defined by eqn. 9 for synthesising $\langle X \rangle_6$, and the required Boolean logic can be derived easily from $\langle X \rangle_2$ and $\langle X \rangle_3$. Likewise, $\langle X \rangle_{10}$ can be synthesised from $\langle X \rangle_2$ and $\langle X \rangle_5$ through a ROM.

IEE Proc.-Circuits Devices Syst., Vol. 142, No. 5, October 1995

6.3 VLSI chip

The micrograph of the implemented 16-bit residue extractor is shown in Fig. 4, and some related technical details are summarised in Table 2. The performance of

Table 1: F(x): $P \rightarrow Q$

P	<u>a</u>
$\langle X \rangle_{6}$	$\langle X \rangle_2 \langle X \rangle_3$
0	00
1	11
2	02
3	10
4	01
5	12



Fig. 4 Micrograph of a 16-bit residue extractor implemented in 3 μ m CMOS 3DLM technology

 Table 2: Statistics of implemented 16-bit residue extractor

Technology	3µ CMOS3DLM
Area of the chip	4545.1 × 4545.1 μ²m
Number of pins	38
Number of transistors	5156
Measured propagation delay	108.6 ns
Dynamic power dissipation/MHz	30 mW

the chip was characterised by clocking input data over a period of 200 ns (nonpipelined case). A timing analysis was conducted on the chip using automatic test equipment. The measured worst-case delay of the subunits of the chip are detailed in Table 3. With a

Table 3: AC characteristics of residue extractor

Output group	Maximum propagation delay		
	ns		
MOD10	108.6		
MOD9	108.3		
MOD7	107.9		
MOD6	75.4		
MOD5	104.7		
MOD3	62.3		

maximum delay of approximately 109 ns, the chip gives a throughput in excess of 9 million operations per second (MOPS).

7 Discussion

Notwithstanding the tremendous progress in contemporary VLSI memory technology, ROM-based techniques [6] are expensive and infeasible for large operands as memory requirements increase exponentially with operand length. In this work, we have proposed two new VLSI architectures for implementing $X \mod m$, for $m = \beta^k - 1$ or $\beta^k + 1$, and presented a practical and scalable hardware circuit for the binary number system. We have also shown that the range of m can be extended using the CRT. In most practical cases, the representative length of the operand X is larger than that of m. Hence, the ROM's cost for implementing the RMF will be less than that of a complete look-up. In Table 4, we sum-

Table 4: Synthesis method of X mod m for typical values of $m \leq 33$

m	Туре		m	Туре	
2	2*	(<i>k</i> = 1)	18	$(\langle X \rangle_2, \langle X \rangle_9)$	CRT (2, 9)
3	2* – 1	(k = 2)	19	—	
4	2*	(<i>k</i> = 2)	20	$(\langle X \rangle_{4}, \langle X \rangle_{5})$	CRT (4, 5)
5	2* + 1	(k = 2)	21	$(\langle X \rangle_{1}, \langle X \rangle_{7})$	CRT (3, 7)
6	$(\langle X \rangle_2, \langle X \rangle_3)$	ČRT (2, 3)	22	$(\langle X \rangle_2, \langle X \rangle_{11})$	CRT (2, 11)
7	2* - 1	(k = 3)	23	<u> </u>	
8	2*	(k=3)	24	$(\langle X \rangle_3, \langle X \rangle_8)$	CRT (3, 8)
9	2* + 1	(k = 3)	25	_	
10	$(\langle X \rangle_2, \langle X \rangle_5)$	ČRT (2, 5)	26		
11			27		
12	$(\langle X \rangle_{3}, \langle X \rangle_{4})$	CRT (3, 4)	28	$(\langle X \rangle_{A_1} \langle X \rangle_7)$	
13			29	_	
14	$(\langle X \rangle_2, \langle X \rangle_2)$	CRT (2, 7)	30	$\langle \langle X \rangle_{\rm E}, \langle X \rangle_{\rm E}$	CRT (5, 6)
15	2 ^k – 1 or	(k=4)	31	2* - 1	(k = 5)
	$(\langle X \rangle_{2}, \langle X \rangle_{5})$	ČRT (3, 5)			. ,
16	2*	(k = 4)	32	2* – 1	(<i>k</i> = 5)
17	2* + 1	(k=4)	33	2* + 1	(k = 5)

marise a typical moduli set that can be implemented using the schemes discussed in this paper for small values of m. The prime factors of m that are synthesisable through the CRT are given in brackets for clarity.

The proposed structures, in addition to their regularity and modularity, have significant advantages in terms of speed and area over the model proposed in [7]. It has been reported that the VLSI circuit designed by Alia et al. [7] for integer modulo m operation has a response time of less than 200 ns for 32-bit numbers. The area and time complexity of their architecture is given as $\mathcal{O}(n^2/T_M^2)$ and $\mathcal{O}(T_M)$, respectively, when T_M is in the range [log n, \sqrt{n}]. It has been shown in this paper that the time complexity for the two methods is in the range $\lceil O(\log n) \rceil$, $\mathcal{O}(\log n \log \log n)$, and the area complexity is in the range $[\mathcal{O}(n), \mathcal{O}(n \log n)]$. The measured propagation delay in our circuit for 16-bit input operands is less than 109 ns in 3 µm CMOS technology. Our design uses high-speed carry look ahead adders [20] and does not involve any multipliers, as advocated in [7]. Furthermore, the proposed structures can handle signed integers and are amenable for pipeline implementation. Hence, a wider operand range and higher throughput can be realised. The disadvantages of our model are its restricted range for *m* and the inability to compute residues of prime numbers that are not of the form 2^k , $2^k \pm 1$, in contrast to the generalised approach of [7].

8 Conclusions

The technological advantages of VLSI have made RNS implementation a viable proposition in terms of speed, cost, power dissipation and chip density. The basic contribution of this work is the design approach for calculating X mod m when m is of the form β^k , $\beta^k \pm 1$. Two algorithms, namely the recursive and partition methods, have been proposed, and expressions for the asymptotic VLSI complexity for their implementation have been

derived. The methodology discussed in this paper has been practically applied in the design of X mod m arithmetic units for a port selector module in a 1.2 μ m CMOS Hypercycle routing chip [21], where X is a 16-bit operand with m = 2, 3, 4. The cases m = 2, 4, are straightforward, and the $X \mod 3$ unit has been implemented using the recursive approach for 4-bit partitions with a two-level residue adder tree. The throughput of the residue extractor module in the above chip exceeds 50 MOPS, as evidenced by timing simulation results. Technological scaling and pipeline implementation will provide a many-fold increase in the performance of the residue extractor. Additionally, the algorithms proposed here can be extended to nonbinary systems when multilevel logic circuits become viable for implementation. Another interesting application of this work includes the design of circuits for constant division algorithms [22].

9 Acknowledgments

The authors wish to thank the Canadian Microelectronics Corporation for its assistance in fabricating the VLSI chips discussed in this paper. They also thank K. Jones, W.A. Keddy, R. Kelly, T. Gore and A. Neville for their technical help in the VLSI/Microelectronics laboratory, and V.V. Dimakopoulos and M.H. Chowdhury for their assistance in the complexity calculations. The financial support of the Natural Science & Engineering Research Council of Canada and the Institute for Robotics & Intelligent Systems of the National Network of Centres of Excellence is gratefully acknowledged.

10 References

- 1 TAYLOR, F.J.: 'Residue arithmetic: a tutorial with examples', IEEE Comput., 1984, 17, (5), pp. 50-62
- 2 CURIGER, A.V., BONNENBERG, H., and KAESLIN, H.: 'Regular VLSI architectures for multiplication modulo $(2^n + 1)$ ', IEEE J. Solid-State Circuits, 1991, 26, (7), pp. 990-994
- 3 JENKINS, W.K., and LEON, B.J.: 'The use of residue number systems in the design of finite impulse response digital filters', IEEE Trans., 1977, CAS-24, pp. 191-201

- 4 SODERSTRAND, M.A.: 'A high speed low-cost recursive digital filtering using residue arithmetic', Proc. IEEE, July 1977, 65, pp. 1065-1067
- 5 HUANG, C.H., PATTERSON, D.G., RAUCH, H.E., TEAGUE, J.W., and FRASER, D.F.: 'Implementation of a fast digital processor using the residue number system', IEEE Trans., 1981, CAS-28, pp. 32-38
- 6 BAYOUMI, M.A., JULLIEN, G.A., and MILLER, W.C.: 'A VLSI model for residue number system architectures'. Integr. VLSI J., 1984, 2, pp. 191-211
- 7 ALIA, G., and MARTINELLI, E.: 'A VLSI structure for X(mod m) operation', J. VLSI Signal Process., 1990, 1, pp. 257–264 TAYLOR, F.J.: 'A VLSI residue arithmetic multiplier', IEEE
- Trans., 1982, C-31, pp. 540-546
- 9 SZABO, N.S., and TANAKA, R.I.: 'Residue arithmetic and its applications to computer technology' (McGraw Hill, New York, 1967)
- 10 McCLELLAN, J.H., and RADER, C.M.: 'Number theory in digital signal processing' (Prentice Hall, New York, 1979)
- 11 GRAHAM, R.L., KNUTH, D.E., and PATASHNIK, O.: 'Concrete mathematics: a foundation to computer science' (Addison-Wesley, Reading, Massachusetts, 1989), pp. 126-133
- 12 KNUTH, D.E.: 'The art of computer programming: seminumerical algorithms. Vol. 2' (Addison-Wesley, Reading, Massachusetts, 1981), pp. 248-256
- 13 WAKERLY, J.: 'Error detecting codes, self checking circuits and applications', Computer Design Architecture Series, (North-Holland, 1978), pp. 71-74
- 14 SIVAKUMAR, R., and DIMOPOULOS, N.J.: 'VLSI design methodologies for computing X mod m'. Technical Report ECE 95-2, Dept. of Elect. & Comp. Eng., University of Victoria, Canada (Web site: http:/www-lapis.unvic.ca), March 1995
- 15 ULLMAN, J.D.: 'Computational aspects of VLSI' (Computer Science Press, Maryland, 1984)
- 16 DORMIDO, S., and CANTO, M.A.: 'Synthesis of generalized parallel counters', IEEE Trans., 1981, C-30, pp. 699-703
- 17 EFE, K.: 'Multi-operand addition with conditional sum logic'. Proceedings of 5th Symposium on Computer Arithmetic, Ann Arbor, May 1981, pp. 251–255 18 DADDA, L.: 'Multiple addition of binary serial numbers'. Pro-
- ceedings of 4th Annual symposium on Computer arithmetic, Long Beach, 1978, pp. 140-148
- 19 DUGDALE, M.: 'VLSI implementation of residue adders based on binary adders', IEEE Trans., 1992, CAS-39, (2), pp. 325-329 20 BRENT, R.P., and KUNG, H.T.: 'A regular layout for parallel
- adders', IEEE Trans., 1982, C-31, (3), pp. 260-264 21 DIMOPOULOS, N.J., RADVAN, D., and SIVAKUMAR, R.:
- 'Implementation of routing engine for hypercycle based interconnection networks'. Proceedings of 1991 Canadian Conference on VLSI, Kingston, August 1991, pp. 6.4.1-6.4.7
- 22 SRINIVASAN, P., and PETRY, F.E.: 'Constant division algorithms', IEE Proc.-Comput Digit. Tech., 1994, 141, (6), pp. 334-340